Photodiode Peripheral Utilization Method (PPUM)
The theory behind the photodiode peripheral utilization method (PPUM) is that, if the pixel pitch is restricted to a certain size, then pixel full-well capacity could be increased by opening holes in the photodiode's diffusion. These diffusion holes could be used to increase photodiode parasitic capacitance, by increasing the perimeter capacitance of the photodiode for certain process technologies shown on Fig 2. Diffusion holes also can increase spectral response of a photodiode by utilizing lateral collection of charges converted close to the semiconductor surface at the edges of photodiode, (Fossum, 1999; Lee and Hornsey, 2001) . Fig. 2 . Unit junction capacitance of CMOS processes, (Ay, 2004) .
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A reverse-biased PN-junction diode is used in photodiode (PD) type CMOS APS pixels as a photon conversion and charge (electron) storage element. The total capacitance of the photodiode diffusion layer determines key pixel performance parameters. For example, wide-dynamic-range pixels require large pixel full-well capacity and low readout noise. Photodiode full-well capacity is comprised of two components: bottom plate (area) and side wall (peripheral) junction parasitic capacitance. Designer controls the size of the photodiode diffusion bottom plate, while peripheral junction depth and doping concentration are process and technology dependent. The photodiode's unit area junction capacitance (C A ) and unit peripheral junction capacitance (C P ) are given in the following equations, (Theuwissen 1995) , including technology and design parameters, for the first-order capacitance that contributes to total well capacity.
where C A , C P unit area junction capacitance and unit peripheral junction capacitances, respectively; C J0A , C J0SW unit zero-bias area and peripheral junction capacitances, respectively; A, P area and peripheral of the photodiode regions, respectively; Φ B , Φ BSW built-in potential of area and side-wall junctions, respectively; M J , M JSW junction grading coefficients of area and side-wall junctions, respectively; V PD photodiode junction voltage. Other parasitic capacitances due to the reset and readout transistors in pixel contributing to total photodiode junction capacitance are shown in Fig. 3 . for a three-transistor (3T) PD-APS pixel. These parasitic capacitances contribute to total pixel capacitance differently in different modes of pixel operation, (Ay, 2004) . Right after photodiode reset and during scene integration periods, overlap capacitances C O1 and C O2 and gate-to-body capacitance of the 
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readout transistor M2 (C B2 ) add to the total photodiode capacitance. During a readout period, miller capacitance C M2 and overlap capacitances C O1 and C O2 contribute to the total photodiode capacitance. Contribution of pixel circuit parasitic capacitances is described by the following equations during imaging (3) and readout (4): channel overlap length of the reset and source-follower transistors, respectively; C OX unit oxide capacitance, G pixel source follower gain factor. C A and C P of a few CMOS process technologies, with minimum feature sizes 2.0μm-0.18μm, is shown in Fig. 2 ., (Ay, 2004) . Unit-area capacitance is larger for deep sub-micron devices with a minimum feature size <0.5μm, due to the increased channel-stop doping-level (for better device isolation, higher diffusion doping concentrations, and shallower junction depths) (Packan, 2000) . Thus, peripheral junction capacitance could be better utilized in processes that have equal or more unit peripheral junction capacitances than in processes with <0.5μm feature sizes, by opening holes in the photodiode region. As will be shown in the next sections, this will not only improves the total full-well capacity of the pixel, but also improves the spectral response for detecting short wavelength photons.
Photodiode lateral collection improvement
The photosensitive element in APS pixels, the photodiode (PD), works in charge integrationmode where pixels are accessed at the end of a time interval called the integration period. When it is accessed, photodiode is read and then cleared for next scene integration. Fig. 4 . shows the cross-section of a PN-junction photodiode formed in a CMOS process; the photodiode is reverse-biased and formed by using the shallow N+ doped, drain-source diffusion of an NMOS device. A bias voltage applied to the N+ region forms a depletion region around the metallurgical PN-junction, which is free of any charge because of the electrical field. Any electron-hole pairs generated in this region see the electrical field as shown in the AA′ cross-section view of the photodiode in Fig.4 . Electrons move in the opposite direction of the electric field (toward the N+ region), while holes move toward the P-region. As a result, electrons are collected in a charge pocket in the N+ region, while holes are recombined in the substrate. This type of photodiodes has been widely used in CMOS and early CCD-type image sensors as a photo conversion and collection element. There are two issues associated with using the N+ drain/source diffusion of an NMOS transistor as photosensitive element. First is the dark current induced by stress centres around the diffusion, (Theuwissen 1995) . These stress centres are formed during the field oxide (FOX) formation in standard CMOS processes. The second issue is the surface-related dark current generated from the work function difference between the N+ diffusion surface and overlaying isolation oxide layer. This second one causes surface recombination centers and defects. Both of them absorb photo-generated electron-hole pairs close to the surface, resulting in quantum loss at shorter wavelengths. As a result, silicon photodiodes show less sensitivity in the blue spectrum (<400nm. Most blue photons are collected through lateral diffusion of the carriers generated on or in the vicinity of a photodiode peripheral-known as peripheral photoresponse or lateral photocurrent (Lee et al., 2003) . Thus, increasing lateral collection centers or peripheral length of a photodiode potentially improves collection efficiency for short-wavelength photons (Fossum, 1999; Lee et al., 2001) as it is depicted in Fig. 5 . This method was adopted for UV photodiode devices in P-well CMOS processes (Ghazi et al.,2000) . 
CMOS pixel design using PPUM
There are many ways to test CMOS imaging pixels using test vehicles. Some uses product grade imager platforms to test not only the performance of the imaging pixels, but also their performance in final product environment. Some uses very small array of dumb pixels to measure basic characteristics of the pixel under investigation. A commonly used architecture is called fully flexible open architecture (FFOA) that composes of sample and hold circuits, correlated double sampling (CDS) and differential delta sampling (DDS) circuits, and source follower amplifiers (Nixon et al, 1996; Mendis et al., 1997) . Simple FFOA architecture gives very reliable and predictable signal path characteristics. It also allows multiple pixel types with different sizes to be integrated on the same chip. A test imager was designed containing reference and pixels utilizing PPUM as proof of concept. The reference or baseline three-transistor (3T) photodiode type (PD) APS reference pixel (REF) is shown in Fig. 6 . It was designed to normalize measurement results of the test pixels with diffusion holes. A fairly large pixel size of 18μm × 18μm was chosen. It has circular-looking photodiode diffusion region for reducing overall dark current. Row select and reset signals were drawn on top of each other using horizontal metal-2 and metal-3 lines, and metal-1 was used on the vertical direction for routing pixel output and supply signals. The reference photodiode diffusion area and peripheral were 141.7μm2 and 44.6μm, respectively. Unit area and peripheral capacitance of the photodiode's N+ diffusion layer in used process were 0.25fF/μm2 and 0.22fF/μm, respectively. Total pixel capacitance was calculated by including the Miller contribution of the source-follower transistor (M2) and other parasitic capacitances from equations (3) and (4). Miller contribution to the total photodiode capacitance at 0.75 source-follower gain was calculated to be 1.1fF; peripheral junction capacitance made up of 20 percent of the total photodiode capacitance, and the total calculated photodiode capacitance was about 47.5fF. Four test pixels with a number of circular diffusion openings were designed to model the peripheral utilization effect on pixel performance, with layouts shown in Fig. 7 . Pixels have
1.6μm-diameter circular holes on the photodiode d i f f u s i o n w i t h t h e s a m e b a s e a s t h e reference pixel (REF).
The total number of circular diffusion holes was 17, 14, 11, and 7 for pixel layouts called c17, c14, c11, and c7, respectively. Holes were randomly placed on the reference design. Again, the circular shape was chosen for holes to reduce stress-related dark current. 
CMOS APS imager design
All test pixels were placed in the same imager to compare performance under common imaging and environmental conditions. Single-channel serial-readout architecture was adopted to pass all pixel signals through the same signal path for accurate comparison of the effects (Ay et al., 2002) . Imagers were composed of a 424x424 pixel array, row decoder and drivers, timing generators, digital and analog buffers, a column analog signal processor (ASP), a column decoder and multiplexer, and a single, global readout channel. The pixel array was divided in to 16 different subsections with 106 x 106 pixel arrays, with different pixel designs in each subsection. A shift-register type decoder was used in the column, too. Decoder control signals were generated in the timing generator block separately for frame operation. A pseudo-differential charge amplifier and sample-and-hold circuits were used in the global readout block. Chip outputs were in differential analog signals (SIG) and reset (RST). Signal analog-to-digital conversion used an analog-frame-grabber card. A detailed schematic of the prototype imager's analog signal chain is shown in Fig. 8 . Each column contains a PMOS source follower, two sample-and-hold capacitors and a number of switches. A PMOS source follower was used for level shifting and signal amplification. Column signals were read during column time through single channel, pseudo-differential charge amplifiers and buffered for off-chip analog-to-digital conversion. Fig. 9 . shows a microphotograph of the prototype imager. The prototype was designed in 0.5μm, 5V, 2P3M CMOS process, and different test pixel quadrants could be recognized on the pixel array with the naked eye. Table 1 provides specifications for the prototype imager. Global charge amplifier gain was adjusted so that the gain-loss in pixel and column source followers balanced to achieve unity gain from pixel-to-chip output. Operating at 5 Mp/s readout speed, the prototype achieved a 30-frame per second (FPS) frame rate. A 5V supply was used and the total power consumption of the chip was <200mW. Noise floor of the readout channel was 850μV. 
Measurement results
Electrical and optical characteristics of reference and circular-opening test pixels measured under the same environmental and imaging conditions, (Ay, 2004) . Having them integrated on same focal plane array make these measurements more manageable and easy.
Reference pixel measurements
Dark current was measured at room temperature. It was 10.63 mVolt per second. This equals to 3155 e-/sec with the measured conversion gain of 3.37 μVolt per electrons. Measured photon transfer curve of the reference pixel is shown in Fig. 10 . Total measured pixel capacitance was 47.5 fF as oppose to the calculated value of 46.5fF. Measured pixel full-well capacity was 508Ke-with 1.714V effective photodiode voltage. 
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Measured light sensitivity was 2.44 Volt/Lux*sec while peak quantum efficiency was 48.55 percent at 500nm as shown in Fig.11 . At 400nm, quantum efficiency of the reference pixel was 23.4 percent. Dynamic range of the reference pixel was around 66.4 dB because of the higher noise floor measured. Rest of the measurement and calculations are listed in Table 2 for the reference pixel (REF1). All measurements of the test pixels with diffusion holes are normalized with the reference pixel characteristics. Fig. 11 . Measured quantum efficiency of the reference pixel (REF1). Table 2 . Calculated and measured parameters of the reference pixel (REF1).
Conversion gain and pixel full-well capacity measurements
Conversion gain and the full-well saturation voltage of the reference and test pixels were measured to determine pixel well capacity. Measurement results are shown in Fig. 12 . Pixel well capacity increases with proper utilization of the photodiode peripheral junction, by using the holes on the photodiode diffusion region. Conversion gain of the pixel reduces with increased pixel capacitance, and the pixel full-well capacity increases. It was observed that a linear correlation between total peripheral capacitance and pixel fullwell capacity exist, because C A is almost equal to C P in the process used. The area loss was compensated for by the peripheral increase, by a factor of 2.5. Because the radius of the opening was set to 0.8μm, and the opening peripheral was (p = 2πr) 5.027μm while the area was (a = πr2) 2.01μm2. A factor of four could easily be achieved by choosing an opening radius of approximately 0.5μm. However, reducing diameter results in depletion region overlap, and lowers peripheral capacitance and utilization. Fig. 12 . Conversion gain and full-well capacity of the pixels.
Quantum Efficiencies (QE)
Quantum efficiencies (QE) of the reference (REF) and test pixels were measured by using a very stable light source, a monochromator, and a calibrated photodiode. Measurement was performed between 390nm and 700nm, with 10nm steps. QE measurement results for reference (REF) and test pixels (c17, c14, c11) are shown in Fig. 13 . In the figure, QE difference between the reference pixel and a test pixel with 17 openings (c17), normalized by reference QE, was also plotted. Spectral response improvement was observed with an increased number of openings on the photodiode. The most improvement was achieved at the shorter wavelengths and large number of openings, which is more visible in Fig. 14 . Blue photons generated as electron-hole pairs close to the surface of the silicon were collected better laterally at close surroundings of the photodiode area. By adding circular openings these lateral collection areas were increased, which leads to a better QE response at shorter wavelengths. However, deep-penetrating photon collection probability did not increase as much as that of surface photons, giving less improvement in longer wavelengths. 
Dark current
Measured dark current for the reference pixel was 10.63 mV/s at room temperature, or 3155 e-/s with the measured conversion gain of 3.37μV per electron. More dark current was observed from the test pixels with longer peripherals than the reference pixel, as shown in Fig. 15 . Dark current, in terms of electrons per second, increases by approximately one-third of the reference dark electrons when the photodiode peripheral doubles (assuming the surface dark current effect was neglected). In reality, measured dark current has two components, surface dark current and stresscenter-related dark current. Surface dark current is related to the area of the photodiode, while stress-center-based dark current is related to the peripheral region. Opening a hole on a photodiode region reduces the surface contribution and increases the peripheral contribution on the total dark current. It is possible to determine the contribution of these two components of the dark current by designing fixed-area and varying-peripheral test pixels. Dark current also increases noise floor effectively working against the gain achieved by PPMU method. In current design this contribution was not observed because the readout noise was larger than the dark current shot noise in low light condition. Measured dynamic range was around 66dB due to the higher readout channel noise. Dark current electrons add up on pixel capacity, yet, their contribution is less that 0.5% of the full well in worst case.
Sensitivity
Sensitivity of the test and reference pixels were measured with a very sharp green (550nm ±20nm) bandpass filter at 175ms integration time. Measurement results are shown in Figure   13 . Sensitivity's correlation with pixel capacity was extracted by fixing the light wavelength, pixel fill factor, and integration time. It was observed that the higher the pixel capacity, the lower the sensitivity was, for an inverse correlation. A 20 percent increase in pixel capacity causes a 17 percent decrease in pixel sensitivity between reference and test pixels with 17 openings, as shown in Fig. 16 . 
Conclusion
Photodiode-type CMOS APS pixels' quantum efficiency was improved by opening number of circular holes on the photodiode diffusion area of a prototype imager. A method called photodiode peripheral utilization method (PPUM) was developed to accommodate pixel performance improvement in a fixed size pixel. Utilizing PPUM, four test pixels with 7, 11, 14, and 17 circular openings, and a reference pixel (REF), were designed, fabricated, and tested in a prototype APS imager made with a 0.5μm, 5V, 2P3M CMOS process. Measured pixel characteristics are summarized in Table 3 . Table. 3. Key measured pixel parameters and improvements
